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Channel transistors
In channel transistors electric current 
ﬂ  ows through an isolated channel-like struc-
ture. Every transistor has a physical channel, 
a corridor where carriers of electrical current 
(electrons or holes) reside. When a bias is 
applied at one end, the carriers start to move, 
allowing the electricity to ﬂ  ow in the channel. 
The ﬂ  ow can be controlled using another volt-
age source called the gate voltage. To realise 
high-performance transistors, two fundamental 
requirements have to be met: high current 
through the channel at ‘on’ state and very low 
current when ‘off’. The control of ‘on’ and 
‘off’ currents constitutes the basic operation of 
logic circuits. In conventional silicon transis-
tors, high ‘on’ current is achieved by scaling 
down the channel length while very low ‘off’ 
  current is achieved via good electrostatic con-
trol of carriers, thanks to the inherent energy 
bandgap of silicon. However, the intrinsic 
physical properties of graphene make this 
current ﬂ  ow difﬁ  cult to turn off.
Graphene?
Composed of a single atomic layer of car-
bon arranged in a two-dimensional honey  comb 
structure, graphene has the highest known 
electrical mobility – a measure of how fast 
carriers of electrical current move in a material 
in response to an applied   electric ﬁ  eld. This 
leads to very high ‘on’ current. Electrons in 
graphene travel almost ballistically making it 
potentially suitable for future ultra-fast elec-
tronic devices. Researchers have also discov-
ered that bilayer graphene transistors have 
low   electrical noise compared to silicon FETs. 
However, the difﬁ  culty in turning the current 
off, owing to the inherent gapless nature of 
graphene, hampers its possible use in inte-
grated circuits. This prompted the research 
reported in our Letter – to ﬁ  nd a way to shut 
down the current in the transistor channel.
Clariﬁ  ed states
The key result reported in our Letter is that 
the current in the transistor channel can be 
turned off with a current on/off ratio about 
three orders of magnitude higher than 
  previous graphene transistors. In general, 
researchers use two methods to improve the 
ratio of the current in the ‘on’ state to the ‘off’ 
state, which characterises the switchability 
of the transistor. One method is to apply a 
strong electric ﬁ  eld across the transistor chan-
nel; the other is to cut graphene into very 
small ribbons of a few nanometres in width to 
form the channel. Both methods have practical 
drawbacks: applying a strong   electric ﬁ  eld 
requires large voltages and modern litho-
graphic methods cannot achieve the necessary 
accuracy to easily make graphene nanoribbons 
less than 5 nm in width.
We devised a third way – geometrically 
manipulating graphene nanowires. We 
discovered that introducing geometrical 
singularities (such as sharp bends and 
corners), has the effect of shutting down the 
current completely – very signiﬁ  cant if one 
wants to build logic circuits in graphene.
Squaring off
The main challenge to our approach was that 
graphene transistors are generally fabricated 
using electron beam lithography, and making a 
sharp corner with this method is challenging as 
it suffers from proximity effects that render any 
sharp corners rounded. We were therefore 
aware that the only possible solution would be 
to use a maskless focused ion beam milling 
tech  nology. Our facility has state of the art 
equipment to do this kind of work: a helium 
ion microscope which uses a helium ion beam, 
and a focused gallium ion beam system. The 
tightly focused beams can carve extremely ﬁ  ne 
geometries on graphene making it   possible for 
us to implement our idea.
Moving forward
We are working hard on improving these 
transistors. We still need to fully understand 
the mechanism at atomic scale which causes 
the current to stop ﬂ  owing in the channel. Also, 
there are reliability issues to address and the 
range of gate voltage over which good gain is 
observed, which is an important parameter in 
logic circuits, needs improvement. We need to 
address the transistor behaviour as a function 
of temperature and the noise levels in the tran-
sistor. We are planning to develop building 
blocks of logic circuits and are engaged in the 
fabrication of a simple inverter.
The road to application
As with any new technology, widespread use 
will probably require a few more years of 
development. Beside the issues mentioned 
earlier there are many others that need to be 
tackled such as design optimisation to reduce 
transistor area, large scale manufacturing, vari-
ability and yield, and fabrication process opti-
misation. In particular, wafer-scale graphene 
growth technology needs to be established in 
order to realise low-cost manufacturing of 
graphene integrated circuits.
Related projects
We are actively involved in 
developing a variety of gra-
phene devices, including 
single electron devices 
which allow electrons to 
ﬂ  ow one by one, quan-
tum information tech-
nologies, and graphene 
photonics. Another prom-
ising direction is graphene 
nanoelectromechanical sys-
tems; the goal is to develop 
sensor systems with extreme charge 
and mass sensitivities combining graphene 
resonators with graphene transistors. We are 
also conducting research into the fundamental 
properties of graphene-  semiconductor and 
graphene-metal   interfaces as this is of crucial 
importance to build reliable graphene circuits.
ABOVE: Dr. Zakaria 
Moktadir and his 
colleagues at the University 
of Southampton have 
produced a graphene 
ﬁ  eld effect transistor 
with a current on/off 
ratio three orders of 
magnitude greater 
than other state of the art 
graphene devices
BOTTOM: A SEM image of 
the U-shaped graphene 
device. The researchers 
found that sharp bends 
and corners shut down 
the current in graphene 
nanowires
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Researchers at the University of Southampton, UK, have 
found a way to effectively shut down the current ﬂ  ow in 
graphene nanowires to produce a graphene channel 
  transistor. Lead author Dr. Zakaria Moktadir tells us how.
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http://www.nano.ecs.
soton.ac.uk/
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